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Abstract
With tremendous compaction in semiconductor devices over the past decades, power consumption in circuits has become an im-
portant design concern. Peak power is the maximum instantaneous power at a particular time. For devices having multiple modes
of operational unit, the highest power mode determines area, packaging and possibly heat sink cost of goods. In this paper, we
present a technique for the minimization of peak power consumption in a design of circuit at the high-level synthesis stage. A
PB-SAT based model has been proposed that minimizes the peak power and satisﬁes the resource constraints. Experimental results
are obtained by applying the proposed method on high-level synthesis benchmark circuits for diﬀerent resource constraints.
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1. Introduction
High-level synthesis of digital circuits has become necessary due to several inherent advantages such as reduction
of design time, exploration of various design styles and meeting design constraints and necessities. It is a process of
sequencing set of operators into diﬀerent control steps and it involves scheduling, allocation and the binding. Schedul-
ing determines the assignment of operations to a control step and therefore it converts behavioral description into set
of register transfer description that is described by a stable state. Scheduling algorithms are of two types:
1. Resource-constrained scheduling: Where we are limited by silicon area, resource-constrained scheduling prob-
lem is encountered. The goal is to produce a design with optimized time but still meeting the given area constraints.
2. Time-constrained scheduling: In this type of scheduling the goal is to optimize the resource constraints within the
given time limits. Time-constrained scheduling is important for the systems targeted towards application in a real time
system. There are three diﬀerent techniques of time-constrained scheduling algorithms: mathematical programming,
constructive heuristics and an iterative reﬁnement. In this paper, we will use mathematical programming technique.
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Allocation is the process of determining the number and types of register transfer components to be used in the
design. Binding is the process of assigning particular instances of the allocated modules to every computational
element and to every storage value.
In low-power design, the demand of long-life batteries and reliability of integrated circuits are the two main factors
that dictate power-aware design of embedded systems. The reliability of integrated circuits is closely related to the
peak power consumption. Peak power plays a signiﬁcant role in determining battery lifetime and reliability of the
integrated circuit. The peak power is the maximum power consumed at any instant during execution in a circuit design.
Performance optimization can be counted as the traditional design objectives and in the past two decades it has been
tackled by the large number of researchers. Peak power reduction is achieved through simultaneous assignment and
scheduling in1. In this paper authors demonstrate the simultaneous use of SPICE and behavioral synthesis tools. In
this paper2 author proposed an ILP and a modiﬁed force-directed scheduling (MFDS) technique for minimization of
peak power, they have also considered the multi-cycle and pipelining architecture design. Simultaneous minimization
of peak and average power using a multiple supply voltages scheme has been introduced in3. In there work they have
used an ILP based optimization technique and also introduced two data-path scheduling schemes, one using multiple
supply voltages and dynamic clocking and the other using multiple supply voltages and multi-cycling. The authors
in4 propose the genetic algorithms for optimization of both average and peak power through scheduling. The use of
data monitor operations for reduction of peak power diﬀerential and peak power have been proposed in5.
A widely used power minimization technique is to shut down unused operations6,7,8. Though, it is not possible to
shut down an unused operation until all the predecessor operations in the data ﬂow graph of the particular operation
have been scheduled before that speciﬁed operation. Based on the observation, that in high level synthesis operation
scheduling has a signiﬁcant impact on the potential of power management, in this methodology, we study operation
scheduling and propose a SAT approach for peak power minimization. The SAT based method ﬁnds an optimal
schedule using branch and bound search algorithm. This algorithm involves backtracking that some decisions made
at initial stages are revisited as the search progress. The pseudo-code of this approach is given below:
1. Calculate the ASAP and ALAP values for each node.
2. Construct time frame according to the ASAP (as soon as possible) and ALAP (as late as possible) values.
3. PB-SAT formulation to get the feasible solution by deﬁning the classes of constraints.
4. Use Minisat+ solver to solve SAT based constraints.
5. Get scheduled DFG and the minimized peak power.
The rest of the paper is organized as follows. Section 2 gives a SAT based formulation of the problem, section 3
helps to illustrate SAT model with the help of an example. Section 4 displays our results for reduction in peak power
and ﬁnally conclusion is given in section 5.
2. SAT FORMULATION:
In this section, we formulate the SAT models for peak power minimization. Given the time constraint T, the max-
imum number of resources of each type of computational element, ﬁnd a schedule that minimizes the peak power
consumption. The following constraints have been used for the scheduling scheme of the DFG.
Uniqueness Constraint:
Li∑
j=S i
xi, j = 1 ∀i, 1 ≤ i ≤ n (1)
Where, S i and Li are the sets of ASAP and ALAP values for each operation and xi, j is a boolean variable which
assume a value of 1 if operation n, is scheduled into a control step j; otherwise xi, j= 0. This uniqueness constraints
forces each operation ni must be assigned to a speciﬁc control step.
Peak Power Constraint:
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∑
S i≤t≤Li
Cixi,t ≤
r−1∑
b=0
2bPpeaki, j,b ∀1 ≤ t ≤ T (2)
Where Ci is the power cost value and T is the total time steps. This constraint ensures that peak power is minimized
for each control step.
Data Dependency Constraint:
Li∑
j=S i
jxi, j −
Li∑
j=S i
jxl, j ≤ −1 ∀(ni, nl) ∈ E (3)
This constraints guarantees that for an operations nl, all its predecessors (i.e., ni) are scheduled in an earlier control
step so that it does not violate the data dependencies.
Resource Constraint:
This constraints ensures that no control step contains more than Mk operations of type k. Therefore, for each control
step j and each type of function unit FUk, we have the following constraint:
∑
ni∈FUk
Li∑
j=S i
xi, j ≤ Mk ∀ j ∈ [1, T ], FUk (4)
Minimization of the peak power is the optimization goal of scheduling problem. Therefore, the objective function is:
Objective function:
minimize :
⎛⎜⎜⎜⎜⎜⎜⎝
r−1∑
b=0
2bPpeaki, j,b
⎞⎟⎟⎟⎟⎟⎟⎠ ; ∀i, 1 ≤ i ≤ n (5)
where Ppeak is the Boolean variable associated with each of the 2b possible input combinations that denote the maxi-
mum peak power required in all control steps.
3. EXAMPLE
We have used the standard benchmark DFG of HAL shown in Figure 1 to illustrate our SAT model. We can deter-
mine the control step range that an operation may be scheduled into, by calculation of ASAP and ALAP scheduling
scheme which is listed in Table 1. In ASAP scheduled DFG, the power consumed by the operators in ﬁrst control step
is 4*4.38 + 0.15=17.67 mW. Similarly, the power consumed in 2nd, 3rd and 4th control steps are 9.05 mW, 0.17 mW
and 0.17 mW respectively.
Thus, the peak power for initial DFG of HAL (ASAP scheduled) is 17.67 mW.
The resource constraints are two multiplier, one adder, one subtractor and one comparator and the time constraints
is 4 control steps. The power consumptions of functional units like adder, subtractor, comparator, and multiplier are
shown in Table 2.
Now we can construct the SAT formulations as below:
Objective function is to minimize :+4096P12 + 2048P11 + 1024P10 + 512P9 + 256P8 + 128P7 + 64P6 + 32P5 +
16P4 + 8P3 + 4P2 + 2P1 + 1P0;
The constraints are as listed below:
Constraint C1: Only one boolean variable will be true among all the other boolean variables associated with that
operation.Operation o1 must be assigned to a module. Using operation o4 as an example that can be scheduled in
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Table 1. ASAP and ALAP Values
NODE TYPE ASAP ALAP
1 Mul 1 1
2 Mul 1 1
3 Mul 1 2
4 Mul 1 3
5 Mul 2 2
6 Mul 2 3
7 Sub 3 3
8 Sub 4 4
9 Add 2 4
10 Add 1 3
11 Comp 2 4
Table 2. Power Consumed by Diﬀerent Operators
Functional Units Power((mW))
Multiplier 4.38
Subtracter 0.17
Adder 0.15
Comp 0.14
control step 1 or control step 2 or control step 3. Thus, we have the constraint +1x4,1 + 1x4,2 + 1x4,3=1. Similarly, we
have the constraints given below : +1x1,1 = 1;
+ 1x2,1 = 1;
+ 1x3,1 + 1x3,2 = 1;
+ 1x4,1 + 1x4,2 + 1x4,3 = 1;
+ 1x5,2 = 1;
+ 1x6,2 + 1x6,3 = 1;
+ 1x7,3 = 1;
+ 1x8,4 = 1;
+ 1x9,2 + 1x9,3 + 1x9,4 = 1;
+ 1x10,1 + 1x10,2 + 1x10,3 = 1;
+ 1x11,2 + 1x11,3 + 1x11,4 = 1;
Constraint C2: For the condition that the maximum power consumption of the DFG does not exceed for any control
step. We write these constraints as follows:
+4.38x1,1 + 4.38x2,1 + 4.38x3,1 + 4.38x4,1 + 0.15x10,1 <= +4096P12 + 2048P11 + 1024P10 + 512P9 + 256P8 + 128P7 +
64P6 + 32P5 + 16P4 + 8P3 + 4P2 + 2P1 + 1P0;
+ 4.38x3,2 + 4.38x4,2 + 4.38x5,2 + 4.38x6,2 + 0.15x9,2 + 0.15x10,2 + 0.14x11,2 <= +4096P12 + 2048P11 + 1024P10 +
512P9 + 256P8 + 128P7 + 64P6 + 32P5 + 16P4 + 8P3 + 4P2 + 2P1 + 1P0;
+4.38x4,3+4.38x6,3+0.17x7,3+0.15x9,3+0.15x10,3+0.14x11,3 <= +4096P12+2048P11+1024P10+512P9+256P8+
128P7 + 64P6 + 32P5 + 16P4 + 8P3 + 4P2 + 2P1 + 1P0;
+0.17x8,4+0.15x9,4+0.14x11,4 <= +4096P12+2048P11+1024P10+512P9+256P8+128P7+64P6+32P5+16P4+
8P3 + 4P2 + 2P1 + 1P0;
Constraint C3: Using the data dependency relation of o1 → o5 as an example, operation o5 can be executed if
and only if operation o1 has completed its execution. Thus, we have+1x1,1 − 2x5,2 <= −1. All the constraints due to
constraints C3 are listed in the following.
+1x1,1 − 2x5,2 <= −1;
+ 1x2,1 − 2x5,2 <= −1;
+ 1x3,1 + 2x3,2 − 2x6,2 − 3x6,3 <= −1;
933 Vikas Jangra et al. /  Procedia Computer Science  57 ( 2015 )  929 – 935 
+ 1x4,1 + 2x4,2 + 3x4,3 − 2x9,2 − 3x9,3 − 4x9,4 <= −1;
+ 2x5,2 − 3x7,3 <= −1;
+ 2x6,2 + 3x6,3 − 4x8,4 <= −1;
+ 3x7,3 − 4x8,4 <= −1;
+ 1x10,1 + 2x10,2 + 3x10,3 − 2x11,2 − 3x11,3 − 4x11,4 <= −1;
Constraint C4: Consider that there are four multiplication operations o1, o2, o3 and o4 that can be scheduled into
control step 1. However, at each control step, only two multiplier can be utilized. Thus, we have the constraint
+1x1,1 + 1x2,1 + 1x3,1 + 1x4,1 <= 2. Similarly the other constraints are listed as below:
+1x1,1 + 1x2,1 + 1x3,1 + 1x4,1 <= 2;
+ 1x10,1 <= 1;
+ 1x3,2 + 1x4,2 + 1x5,2 + 1x6,2 <= 2;
+ 1x9,2 + 1x10,2 <= 1;
+ 1x11,2 <= 1;
+ 1x4,3 + 1x6,3 <= 2;
+ 1x7,3 <= 1;
+ 1x9,3 + 1x10,3 <= 1;
+ 1x11,3 <= 1;
+ 1x8,4 <= 1;
+ 1x9,4 <= 1;
+ 1x11,4 <= 1;
After solving these SAT based constraints using minisat+ solver we have following solution:
x1,1 = x2,1 = x3,1 = x4,3 = x5,2 = x6,3 = x7,3 = x8,4 = x9,4 = x10,2 = x11,3 = 1 and other binary values are equal to zero.
As a result, a scheduled DFG is obtained as shown in Figure 2. The peak power obtained is only 8.93mW.
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(a) ASAP Scheduled
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(b) ALAP Scheduled
Fig. 1. ASAP and ALAP scheduled DFG (HAL)
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Fig. 2. Final Scheduled DFG (HAL)
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4. Experimental Results
In this section, experimental results are presented for the SAT formulation of the DFG. To verify the SAT formu-
lation an experiment has been conducted on a set of high-level synthesis benchmarks namely, a 2nd order diﬀerential
equation solver (HAL), Finite impulse response (FIR) ﬁlter, Auto regression ﬁlter (ARF), Inﬁnite impulse response
(IIR), Elliptic wave ﬁlter (EWF) and G5. Here we have assumed that each functional unit takes one control step.
The proposed SAT formulation is solved by a commercial Minisat+ tool running on a PC with an intel@corei3 cpu
560 3.33GHz x 4 processor. The benchmark circuits selected from multimedia applications and DSP application are
shown in Table 4. The library is an input to our scheduler, which is taken from9 and shown in Table 3.
Table 3. Component Library for implementation
Unit Delay Capacity Area Bitwidth Voltage
Mul 163ns 402pf 608 16 3.3V
Subtr 49ns 14pf 144 16 3.3V
Adder 56ns 16pf 288 16 3.3V
Comp 23ns 13pf 112 16 3.3v
The ﬁgure depicts the initial DFG of the HAL algorithm. The resource library used in the experiment contains the
power dissipations of resources for diﬀerent supply voltages, power, delay and area costs, under some assumptions
for input data. In Table 4, ﬁrst two columns show the name of the benchmarks and the length of schedule (as no.of
control steps), respectively. Column 3 shows the initial peak power with ASAP scheduling of all the benchmarks.
Column 4 corresponds to resource constraints (multiplier, adder, subtractor, comparator) and column 5 represents the
optimal peak power by appling the proposed PB-SAT approach. Column 6 represents the percentage of power saving
w.r.t the peak power obtained for the benchmark circuits using ASAP scheduling. The seventh column represents the
CPU time in seconds needed for our code to run.
Table 4. Peak power with time and resource constraints as given
Benchmarks Control Steps Initial Peak Power Resource Constraints Optimized Peak Power Peak Power Reduction CPU Time
(mW) (*,-,+,<) (mW) (in %) (Seconds)
HAL 4 17.67 (2,1,1,1) 8.93 49.46 0.006824(3,1,1,1) 13.14 0.006581
IIR 4 21.90 (3,0,2,0) 13.14 40 0.007864(4,0,2,0) 17.52 0.004766
FIR 9 35.04 (2,0,2,0) 8.76 75 0.095563(3,0,3,0) 13.59 0.072585
ARF 8 35.04 (4,0,2,0) 17.52 50 0.020896(5,0,2,0) 21.90 0.011491
EWF 14 9.06 (2,0,4,0) 8.76 3.31 0.013754(2,0,5,0) 9.06 0.022493
G5 5 1.13 (0,3,4,0) 0.94 16.81 0.008249(0,3,5,0) 1.09 0.010737
For the HAL circuit with a resource constraints of two multipliers, one subtractor, one adder and one comparator the
optimized peak power is 8.93 mW, whereas when we increase resource constraints of multiplier as 3 then the peak
power is 13.14 mW. Similarly for other benchmarks changing in resource constraints eﬀects the peak power.
5. Conclusion
This paper explores an important factor in embedded system design i.e. minimization of peak power at behavioral
level using scheduling techniques based on a PB-SAT model. Experimental results show that the size of this formu-
lation is quite acceptable for practical synthesis and always ﬁnds the optimal solutions within small CPU time for all
the benchmarks. The scheduling algorithms can be extended to more realistic design models, such as functional units
935 Vikas Jangra et al. /  Procedia Computer Science  57 ( 2015 )  929 – 935 
with varying execution times, with mutiple voltages and multi-functional units etc. which may enable the scheduler
to generate schedule for more realistic designs.
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